Aug. 25, 2025
Electronic Components & Supplies
(1) SJ-MOS has pillar-shaped P layer (P pillar layer) in N layer. P and N layers are aligned alternately. (See Fig. 3-9(b).)
(2) Depletion layer spreads in N- layer by applying VDS, but the way it spreads in SJ-MOS is different from the case of general D-MOS. (See Fig. 3-9(a)/(b) for electric field intensity. Electric field intensity indicates the status of depletion layer.)
(3) In the case of D-MOS the electric field intensity is the strongest at P/N- layer interface. When the electric field intensity exceeds the limit of silicon, break-over phenomenon (breakdown phenomenon) occurs, and this is the voltage limit. On the other hand, in the case of SJ-MOS, the electric field intensity is uniform in N layer.
(4) As a result, SJ-MOS can be designed with N layer that has lower resistance, realizing low-ON-resistance products.
SJ-MOS can realize lower ON resistance with the same size chip as DMOS.
If you are looking for more details, kindly visit Hornby Electronic.
Access to this page has been denied either because we believe you are using automation tools to browse the website, or something in the request did not pass security restrictions.
This may happen as a result of the following:
If you want to learn more, please visit our website super junction mosfet.
Please make sure that Javascript and cookies are enabled on your browser and that you are not blocking them from loading.
Reference-ID: #0.69a7cb17..1ae2dd8b
Are you interested in learning more about small signal diode? Contact us today to secure an expert consultation!
Previous: None
Next: 5 Must-Have Features in a infrared touch screen for retail
If you are interested in sending in a Guest Blogger Submission,welcome to write for us!
All Comments ( 0 )